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Abstract- Power-factor-correction (PFC) power supplies are
required to provide high input power factor and tight output
voltage regulation. The usual configuration takes a two-stage
PFC
dc/dc
cascade structure, consisting of a PFC preregulator and a dc/dc ac buck
converter. Previous studies of the dynamical behaviour mainly pre-regulator converter
focused on the boost PFC preregulator, assuming that it is mains
being terminated by a resistive load. However, in practice, as
the PFC preregulator is terminated by a dc/dc converter whose
characteristics differ from resistive load's, the assumption of average voltage
resistive load termination gives rather inaccurate information c
about the stability of the system. In this paper we study mode fd
the complete two-stage PFC power supply and show that the one controlinteraction between the PFC stage and the dc/dc converter stage
plays an important role in determining the stability of the system.
Fig. 1. Two-stage PFC power supply
I. INTRODUCTION II. Two-STAGE PFC POWER SUPPLIES
A power supply with input power factor correction (PFC) A block diagram of the two-stage PFC power supply is
typically consists of a preregulator for PFC, cascaded with depicted in Fig. 1. The objective of active PFC is to make
a dc/dc converter stage for output regulation [1], [2], [3]. the input to the power supply look like a simple resistor
The two stages can be separately controlled to achieve PFC and the PFC preregulator does this by programming the input
and tight output regulation. Moreover, for ease of controller current in response to the input voltage. In practice, a boost
integration, the control of the two stages can be merged converter has been a favorable and popular choice for the PFC
in a combo integrated circuitry, e.g., Fairchild ML8424 [4]. preregulator. Although the discontinuous conduction mode
Such combo control, characterized by a shared frequency (DCM) has the obvious advantage of simplicity since no
and possible synchronization of the switching period, causes additional control is required, it is limited to relatively lower
stability problem which is not predicted with the usual analysis power ranges. The CCM considered in the present study is
that assumes the cascading dc-dc converter being a resistive more suited for applications in higher power ranges. For CCM,
load [5], [6]. moreover, feedback is necessary to program the input current
Previous studies have mainly focused on the dynamical to follow the input voltage waveform. Typically a peak current
behaviour and stability boundaries of the boost PFC pre- mode control or average current mode control may be used.
regulator operating in continuous conduction mode (CCM) Peak current mode control gives rise to problems such as
and revealed both slow-scale [5], [6] and fast-scale [7], [8] poor noise immunity, need for slope compensation, poor factor
instabilities. In this paper, we show however that extending the correction due to significant errors between the programming
results concerning the stability of the boost PFC preregulator signal and the input current. Average current mode (ACM)
with a resistive load to the practical two-stage circuit can be control eliminates these problems, is commonly available on
misleading, particularly with the combo control. Specifically, monolithic control ICs and is therefore the control method
we will show by computer simulations that it is possible for considered here.
the complete two-stage PFC power supply, with both the boost The boost PFC preregulator typically gives a high output
PFC preregulator and the buck output regulator designated to voltage which is greater than the highest expected peak input
operate in CCM, to suffer from slow-scale instability even voltage and provides very crude regulation. Consequently, a
when the control parameters assure the individual stability of buck converter (in the form of a transformer-isolated forward
each of the two constituent stages. The results point to the converter) is needed to step this voltage down to a useable
necessity of investigating thoroughly the detailed dynamical level and to provide tight output regulation. The buck converter
behaviour and the stability boundaries of the two-stage PFC may operate in either modes, and is controlled via a voltage
power supply and the importance of treating it as a whole in feedback loop. The CCM case is considered in this study,
doing so. since this operation mode, at the expense of a larger inductor,
Authorized licensed use limited to: Hong Kong Polytechnic University. Downloaded on December 15, 2008 at 22:28 from IEEE Xplore.  Restrictions apply.
LI DI VPFC S2 L2
Vi. SI2 C, T2X2 R2
PWM Y"~~~~~~~~~~~~~~oref
signal PWM signal
+ TF2~~~~+GF[11
Fig. 2. Schematic of a two-stage PFC power supply, with CCM boost preregulator under ACM control and a CCM buck converter under voltage feedback
control.
TABLE I
CIRCUIT PARAMETERS USED IN SIMULATIONS.I __
k~ ++
Parameters Values J
Rectified line voltage vi 70 Vrms, 50 H4z El()IS/ 1 |R VF
Boost stage inductance L1 1 mH v
Boost stage capacitance Ci 60sp Mpnl 1a 1
Boost switching period §111 10 ,usD' ,,,,
Reference PFC P Msga
output voltage VPFC,ref 240V/\
PI current controller gain k 5.12
P current controller time constantTi 0.12 ms I
Boost stage gain GF1 (nominal) 8.0 7 I
Boost stage feedback Te
time constant TF1 (nominal) 8.6 ms ____1 -
Buck stage inductance L2 1 mH
Buck stage capacitance C2 60 ,uF iL+
Buck switching period TI2 5 ,uS VPwassef
Referenceoutput voltage Vo,ref 24 V
iS usually more efficient and the current stress on the active
switch is lower. Fig. 3. Circuit schematic used in previous studies assuming the PFC stage
The circuit schematic of the two-stage PFC power suppiy being terminated by an equivalent resistive load.
under study is shown in Fig. 2. Here, we omit the isolation
transformer for simplicity. The power circuit of the boost PFC output p of the voltage error amplifier is divided by the square
stage is the same as that of a boost converter. Its control of the RMS value of the input voltage before it is multiplied
circuitry must control both the input current LLI and the PFC by the rectified line voltage. The output of the multiplier is the
output voltage VpFC. Accordingly, the average current mode current programming signal, which hereby has the shape of the
(ACM) control used is a two-loop system [9]. The current input voltage and an average amplitude which controls the PFC
loop, employing a PI controller and generating the switching output voltage. The squarer and divider circuits keep the gain
signal through a pulse-width modulation (PWM) scheme, is of the voltage loop constant; without it the gain of the voltage
programmed by the rectified line voltage vPFso that the input loop would change as the square of the RMS value of the
to the converter will appear to be resistive. The PFC output input voltage. The circuits which keep the loop gain constant
voltage is controlled by changing the average amplitude of make the output of the voltage error amplifier a power control,
the current programming signal,refe In this voltage loop the since it actually controls the power delivered to the output
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Fig. 4. Simulated waveforms from boost PFC stage with resistive termination
in stable operation. Upper: input voltage; middle: inductor current; lowr 9 C-3n
capacitor voltage. .8period-doubling
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Fig. 5. Simulated waveforms from the two-stage PFC power supply showing
"unstable" slow-scale period-doubling phenomenon. From top to bottom: Fig4. 6. Stability boundaries for boost PFC converter assuming resistive
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An experimental circuit has been constructed for verification
Fig. 7. Stability boundaries for boost PFC converter assuming resistive
termination (dashed line) and terminated by buck converter under PI control purposes. The PFC stage is a boost converter under average
(solid line) for different steady-state duty cycles. current-mode control, which is then cascaded with a forward
converter. The PFC control of the boost stage is accomplished
The same parameters are indicated for the feedback circuit by UC3854A and the forward converter is controlled by a
of the buck converter, whose output voltage v0 is regulated at standard UC3825N PWM controller with a simple PI com-
its desired value VO,ref by voltage-mode PWM control. Table I pensator. The circuit is thus exactly as the one analyzed in
lists the operating parameters used in the present study. Both the previous section. The experimental PFC power supply is
the boost PFC preregulator and the buck regulator are designed shown in Fig. 8.
to operate in CCM. For comparison, we show here the measured stability
boundary curves corresponding to variation of the PFC stage
III. STABILITY ANALYSIS BY SIMULATIONS feedback gain and the VpFc/Vi4 conversion ratio. The input
The detailed investigation of the dynamical behaviour of the voltage is 70 V rms, the output of the PFC stage is set at 240
practical two-stage PFC power supply can be challenging due V DC, and the output voltage is 9 V. Figure 9 (a) compares
to the complex interaction between the two stages. A way of the boundary curves of the resistor terminated PFC stage and
reducing complexity is to replace the tightly regulated dc/dc the complete two-stage power supply in the parameter space
buck converter by a resistive load with same power dissipation. of GF1 versus output power, and Fig. 9 (b) compares the
Most previous studies analysed the phenomena in the boost boundary curves of the complete two-stage power supply for
PFC converter feeding a purely resistive load and operating in different values of the duty cycles. Figure 10 compares the
CCM, as depicted in Fig. 3. Consequently, some results are the boundary curves of the resistor terminated PFC stage and
available for this circuit [5], [6]. The main objective of the the complete two-stage power supply in the parameter space of
present study is to investigate to what extent can these results VPFC/1i, versus output power. Here, the value of Vh, actually
be considered still valid when applied to the actual two-stage changes in order to vary VPFC/Vn4. All results verify the basic
circuit. phenomenon that the PFC stage loaded by a forward stage is
Fig. 4 shows the simulated waveforms for a stable operation less stable
with GF1 = 225 and T= 8.5 ms for the boost PFC converter
(Fig. 3) with the resistive load R1 = 100 Q at the same V. CONCLUSIONS
power level. The CCM input current (middle waveform) is
programmed by the input voltage (upper waveform) to be a In analysing PFC power supplies, previous studies have
half sine wave, achieving a near unity power factor. The PFC assumed a resistive load termination for the PFC boost stage.
output voltage (lower waveform) is a sine wave at twice the However, in practice, the PFC boost preregulator is almost
AC line voltage, as expected. always cascaded with a voltage regulator. In this paper, a
In order to verify whether the two-stage circuit exhibits comparative study has been performed for the two circuit
the same stable operation, the buck converter is reinstated models, allowing the identification of the effects of the inter-
in the second stage, achieving a tight output regulation for action between the two stages on the stability findings. It has
gain GF2 = 10 and bandwith 1.6 kHz (TF2 = 0.1 ms). been shown that the assumption of resistive load termination
However, the simulation results in Fig. 5 show a slow-scale for the PFC stage produces inaccurate stability information.
period-doubling phenomenon in the dynamics of the boost The actual two-stage PFC power supply is more prone to
PFC preregulator (upper three waveforms), the period of the instability. Intuitively such a result is expected since the dc/dc
waveforms becomes equal to the mains period, which can also converter stage represents a constant power load when its
be detected in the waveforms of the buck output regulator output is perfectly regulated. This is equivalent to a negative
(lower two waveforms). resistance presented to the PFC stage in the small-signal sense,
The stability operation of the actual circuit is more restricted which jeopardizes the overall system stability.
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Fig. 8. Experimental circuit of the resistor terminated PFC boost stage. For the complete power supply, resistor R is removed and the PFC stage is connected
to a standard forward converter.
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